打开APP
DV tool FAE 30-40K
上海
硕士
3-5年
发布于 12月30日

何华义刚刚活跃

欢启 · 顾问

该职位支持极速面试,投递成功率更高!

职位描述

uvm
SOC
emulator
Position Description:
1. Work closely with the Sales team to identify and scope opportunities for Cadence SoC Verification solution, simulation Emulation and Acceleration products.
2. Plan, execute and manage key technical evaluations and benchmark with existing and potential customers.
3. Train, ramp-up and accompany customer project.
4. Conduct basic and advanced trainings, presentations and demos as necessary.
5. Providing technical expertise to address clients’ queries, which need expert involvement.
6.Aligned closely with corporate engineering and sales/marketing team on customer requirement for product direction/improvement.

Position Requirements:
1. Over 5 years’ experience in the following areas:
2. Design experience in Verilog/VHDL for IP or SoC chip level.
3.HW verification with knowledge of System Verilog/VHDL and HDL simulators
4. FPGA prototyping project experience
5. Experience with hardware emulator or accelerator is a big advantage
6. Advanced Verification Methodology like UVM is a plus
7. Knowledge of Unix and Linux is highly desired
8. Strong verbal and written communication skills in English
9. Strong teamwork skills with good human relationship

工作地点

浦东新区

匹配度分析

立即分析
三个月内共 87 位应聘者投递了该职位,您的简历与该职位的匹配度为:99分
一般
良好
优秀
棒极了
请稍等